Triplet STDP Spiking Neural Network
Implemented a two-layer spiking neural network with triplet STDP learning in Verilog, demonstrating improved classification over pair-based STDP on low-frequency and burst spike patterns. Evaluated four hardware optimizations via ASIC synthesis on SkyWater 130 nm, quantifying area, power, and timing trade-offs.
Paper Slides












